SD provides complete FPGA design solutions from specifications to prototype. for all industry standard FPGA vendors. Based on our proven design methodology the technology and domain experts are capable of handling designs of any complexity. They will work together to analyze the possible product lifecycle.
Our FPGA Expertise center focuses on the following services:
- FPGA development: For testing the markets or for low volume supply, we provide extreme time-to-market reduction, lowest NRE costs and the ability to continuously evolve and customize your products based on inputs from the end customers.
- Migration to ASIC: Once the consumers realize the potential of your product and the volumes pick up, our team will migrate your designs to ASIC / SoC designs with an option of a host of foundries to suit your business.
- ASIC to FPGA: If the customer wants to port its obsolete ASIC design to cost effective solution.
Our comprehensive service spectrum available individually or as full turnkey solutions across various silicon phases is listed below:
- FPGA Product Definition
- Specifications
- Architectural definitions
- Vendor selection
- IP block selection if required
FPGA Design
- RTL code generation (VHDL, Verilog and System Verilog)
- High-speed interface design
- Multiple clock domain design
- Logic synthesis
- Vendor functional macros
- IP block integration
FPGA Verification
- Functional simulation
- Post-Synthesis simulation
- Constrained random verification
- Assertions
FPGA Compilation and Analysis
- Clock optimization
- Design translation
- Synthesis optimization
- I/O planning and analysis
- Static timing analysis
Chip Bring-up and Post-Silicon Validation:
- Chip bring-up & Characterization
- Board level Silicon Validation
- Firmware Development & Testing
System Validation
- Silicon & Board Functionality Validation
- System-level Validation with Application
- SI, Environmental, Thermal and EMI Testing
- Reliability and Stress Testing
FPGA Design Delivery
- RTL design source files
- Simulation test bench
- Suite of verification tests
- Implementation specification
- Verification plan and checklist
- CAD tools, scripts, and log files
Tools Expertise
Tool used varies according to project and customer requirements. Tools used :
- Vendor Specific Tools
- Xilinx ISE Series
- Altera Quartus II
- Lattice ISP Lever
- Actel Libero IDE
- Vendor Independent tools:
- Synthesis Synplify/ Synplify Pro, Mentor Graphic Precision RTL
- Simulation Mentor Graphic Model Sim, Questa Sim, Cadence NC Launch
- Board & FPGA Design Xilinx XST, Cadence Orcad, Cadence Allegro
Platforms
- Xilinx :Spartan 3, Virtex4, Virtex5
- Altera: Cyclone, Stratix, Arria II GX, Hardcopy
- Lattice LatticeEPC2, LatticECP3
- Actel ProASIC3
Domains
- Processors
- Microprocessor Interface
- Memory
- Networking
- Peripheral
- Encryption
- Error Correction
- ATE
|
,
Home
